MathWorks debuts HDL code generation, verification across MATLAB, Simulink for FPGA, ASIC, high-integrity, and standards-compliant designs

12aHDL_image

NATICK, Mass., 12 March 2012. MathWorks has unveiled HDL Coder, its new product that automatically generates HDL code from MATLAB, and HDL Verifier, which offers FPGA hardware-in-the-loop capabilities for testing FPGA and ASIC designs. MathWorks, as a result, now provides HDL code generation and verification across MATLAB and Simulink.

HDL Coder generates portable, synthesizable VHDL and Verilog code from MATLAB functions and Simulink models that can be used for FPGA programming or ASIC prototyping and design. Users, such as engineering teams, can use the solutions to identify the best algorithm for hardware implementation. Traceability between Simulink models and generated HDL code supports the development of high-integrity applications that adhere to DO-254 and other standards.

“Engineers everywhere use MATLAB and Simulink to design systems and algorithms,” according to Tom Erkkinen, embedded applications and certification manager, MathWorks. “Now, with HDL Coder and HDL Verifier, they no longer have to manually write HDL code or test benches to develop FPGA and ASIC designs.

“HDL Coder offers integration with Xilinx ISE design suite, creating a pushbutton workflow that makes it easy for algorithm developers who use MathWorks products to target Xilinx FPGAs,” says Vin Ratford, senior vice president of worldwide marketing and business development, Xilinx. “This integration also provides our mutual customers access to a broad portfolio of Xilinx optimized IP from within HDL Coder that further accelerates their productivity.”

HDL Verifier supports FPGA hardware-in-the-loop verification for Altera and Xilinx FPGA boards. HDL Verifier provides co-simulation interfaces that link MATLAB and Simulink with Cadence Incisive, Mentor Graphics ModelSim, and Questa HDL simulators. With these capabilities, engineers can verify that their HDL implementation matches their MATLAB algorithms and Simulink system specifications.

“As adoption of FPGAs continues to grow across industries, designers need a way to bridge the verification gap from system models to FPGA design,” says Vince Hu, vice president of product and corporate marketing at Altera. “HDL Verifier links system models to FPGA designs and enables engineers to perform FPGA hardware-in-the-loop verification with Altera FPGAs and Simulink. This workflow shortens verification cycles and helps engineers gain greater confidence in their silicon implementations.” 

 

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account.

Most Popular Articles


Wire News provided by   

 

All Access Sponsors


Follow Us On...